



Sheet 1 of 1

Form 1449*

Atty. Docket No.: 884.512US1

Serial No. 09/995,013

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

Applicant: James E. Jaussi et al.

Filing Date: November 26, 2001

Group: 2816

U.S. PATENT DOCUMENTS

**Bxominor						Filing Dato
Initial	Document Number	Dato	Мажо	Class	Subclass	If Appropriate

FORRIGN PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS											
**Examinor Initial	Document Number	Dato	Country	Claoo	Subclass	Translation You No					
**Bnaminor Initial		(In	OTHER DOCUM	ents	a - engangaren e						
W		Baker, R., et al., "CMOS: Circuit Design, Layout, and Simulation,", <u>IEEE</u> <u>Press</u> , 4 pages, (1998)									
W	Threshold	Filanovsky, I.M., "Voltage Reference Using Mutual Compensation of Mobility and Threshold Voltage Temperature Effects", <u>ISCAS 2000- IEEE International Symposium on Circuits and Systems</u> , pp. V197-V200, (May 2000)									
W			"A 2.5Gb/s Bidire sium V, pp. 1-8, (A		ng Technol	ogy", <u>Hot</u>					
W	Lee, S.H., Reference"	et al., " , <u>IEICE Tr</u>	A Temperature and ans. Electron., Vo	Supply Voltage ol.E82-C, No. 8,	Insensitiv 1562-1566	e CMOS Currer , (August,	nt 				

Examiner Date Considered 2 (2)

^{**}EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.